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ABSTRACT
Electrical demand by computer systems, especially that by servers and main-
frames, has grown exponentially in modern times when energy conservation
is becoming a serious issue. In the future, there will be a greater need for
power electronic systems that can not only supply higher power demand, but
also do so with greater efficiency and in smaller form factors.
This work tackles the case of a point-of-load (POL) converter by present-
ing the design and implementation of a 100 W, 12 VDC to 2 VDC converter.
To improve the efficiency and size of the converter compared to industry
implementations, an innovative topology is combined with older and more
reliable switching devices: a 6-1 series-parallel resonant converter using high-
performance silicon MOSFETs operating at 90 kHz. The efficiency is ex-
pected to exceed 97% at 50 W with a power density as high as 40 W/cm3.
The resonant nature of the converter removes the ability of the converter to
regulate its output voltage, but this case is coupled to that of a CPU with
a fully integrated voltage regulator [1] (FIVR) which can perform the final
power conversion based on current voltage needs and at a low step-down
ratio. Resonant operation also allows for a decrease in the size of magnetic
components which allows for a much smaller volume and less weight. Addi-
tionally, the resonance results in zero-current switching (ZCS) which further
improves the efficiency of the converter.
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CHAPTER 1
INTRODUCTION
DC-DC power conversion is an integral part of all modern computational
machines from smartphones to mainframes. Each has a specific role to gen-
erate some rail voltage with a plethora of constraints on load regulation,
output ripple, and power output to name a few. Many of these devices are
strictly engineered on a basis of cost and ease of design to ensure that the
final product is both viable and reliable. As a result, topologies that are not
as common or designs that take advantage of the latest advances in semicon-
ductor technology are often ignored despite potential advantages.
One type of power conversion involves the generation of a low-voltage but
very high-current bus for the CPU of a computer. These power converters
are generally referred to as point-of-load (POL) power converters. Common
designs for POL conversion tend to be less than optimal on the basis of
power density and efficiency. To improve these performance parameters in
POL converters, this work will analyze the practicality and benefits of a
hybrid switched-capacitor (SC) resonant series-parallel converter.
To give context and explore previous designs for POL converters in greater
depth, a review of relevant research and a discussion of motivations for this
work will be given in chapter 2. Chapter 3 will discuss how and why the
prototype converter was designed the way it was along with simulation con-
firmation. Mathematical analysis of the converter will be given in chapter 4
while experimental results will be in chapter 5. Finally, concluding remarks
and notes on future work will be given in chapter 6.
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CHAPTER 2
LITERATURE REVIEW
In considering other works on POL converters, it is important to consider
both industry and academic research based approaches. The common prac-
tices in industry will first be discussed in order to provide an understanding
of research that has been completed in order to improve performance.
2.1 Industry Approach
Despite the fact that many designs for POL converters from desktop moth-
erboard manufacturers (such as ASUS, ASROCK, Gigabyte, etc.) are not
accessible, a paper [2] which was written in conjunction with ASUS should
give a reasonable basis for making a comparison.
Figure 2.1: Synchronous Buck Converter [2]
From the paper, one can see that the standard approach is, as expected,
a high-phase interleaved synchronous buck converter. A single phase of such
a converter is given in Fig. 2.1. This topology is selected as interleaving
converters reduces the amount of output ripple for that same amount of
capacitance by effectively canceling the inductor current ripple between the
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phases. Unfortunately, these POL converters on motherboards must use high
step-down ratios between 6:1 and 12:1 depending on CPU VCORE require-
ments. For a low number of phases, the cancellation of inductor current is
very little which causes large ripple. Thus, practical implementation of POL
converters requires a very large number of phases with many tightly con-
trolled phase-shifted pulse width modulation (PSPWM) signals. Although
these high phase count converters work very well, splitting the magnetic and
power semiconductor components between the phases will tend to make the
overall volume of these parts greater than a converter with fewer phases and
a similar power level.
It is also important to note that the topology used includes a synchronous
switch for freewheeling instead of a diode. Since the voltage from a POL
converter is typically very low, this switch is necessary to avoid extremely
poor efficiency. The actual efficiency of the converter is reasonable as it hov-
ers around 90% over most of the load range. Although the power density of
the converter is not specified, one can approximate an upper bound based on
the size of components compared to the socket to estimate that the volume
is approximately 30 cm3, whereas the power input for the converter caps the
power at 300 W. This places the upper bound of power density at approxi-
mately 10 W/cm3. Although this calculation is not exact by any means, it
will provide a reasonable basis for comparing other designs that are found in
research.
2.2 Research Approach
Although the efficiency of the POL converter based on the usual industry ap-
proach was reasonable, it is important to recognize than even a 1% improve-
ment can have drastic impacts when considering higher power applications
like servers and mainframes.
In recent years, a common approach to improve the efficiency of converters
has been to simply take advantage of the better performance of high-bandgap
devices, particularly GaN. Reference [3] discusses the optimization of a GaN
based POL converter based on a synchronous buck converter with up to
30 W of output power. The converter claims to surpass a ,“state-of-the-art”
POL converter based on conventional silicon power devices and appropriately
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hits a maximum efficiency of just under 97% at no load (clearly control and
gate drive losses are ignored). Despite this, the converter quickly drops
in efficiency and hits around 85% with a 26 A load. Comparing with the
previous converter, which may have 300 A of output and thus around 19
A per phase; the converter in [3] has an efficiency of 87.5% at this point,
which contradicts the argument that this converter can perform better than
silicon converters. In addition, the provided volume allows for a calculation
of the power density at merely 5.4 W/cm3. Clearly, a simple change to wide
bandgap devices, even with an optimized converter, is insufficient to make
clear improvements compared to typical industry POL converters.
However, a much more promising attempt is made in [4] where a 5-phase
interleaved synchronous buck converter based on GaN is implemented. The
proposed converter has a power density of 16.5 W/cm3 and can support
currents up to 110 A. In addition, the efficiency is vastly improved as the
value only hits 90% once the load goes beyond 105 A. Clearly, a much better
contender has been proposed and it is noted that it was due to the use of
GaN devices that the converter was able to reach such high power density.
Of course, other designs being worked on stray from the usual topology
selection, as seen in [5]. This converter, although not at all relatable to
the other work shown henceforth, takes a different approach by using a SC
converter (specifically an 8-1 Dickson converter). This is a typical approach
given that this is an IC power converter, and it suffers from the usual poor
efficiency of standard SC converters, only achieving a lower bound of 80%.
The poor efficiency is caused by the hard switching of capacitors at slightly
different voltages, which causes large I2R loss in the switching devices.
2.3 Motivation
It has been seen that there are few approaches to the topic of POL converter.
This is likely due to the fact that the interleaved buck converter is simply the
only obvious choice for macro-scale power converters at these power levels.
However, the efficiency and power density can both be easily improved. Even
the control of the converters themselves can be simplified by switching to a
different topology.
Although the case of the SC converter showed a typically poor efficiency, it
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is important to note that any SC converter can be improved simply with the
addition of an inductor. This inductor, usually placed between the output
capacitor and the rest of the converter, creates what is known as a hybrid
switched capacitor converter [6]. This has many benefits as most of the loss
in a SC converter occurs between the other capacitors in the converter and
the output capacitor since the voltage swing is much higher in the switched
capacitors than in the output capacitor. By adding an inductor, one can
remove a KVL constraint from the converter which not only prevents the
usual SC hard-charging transient, but can also enable for soft-switching.
This added benefit will decrease the switching losses incurred by the output
capacitance of a FET.
The proposed converter is thus selected as a hybrid SC converter which
has a native conversion ratio that is applicable to the application of POL
conversion (6:1).
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CHAPTER 3
MATHEMATICAL ANALYSIS AND
THEORY
3.1 Theory of Operation
The theory of operation for resonant operation is very simple (particularly
in comparison with that of regulation mode). The circuit diagram for the
6-1 series-parallel converter is given in Fig. 3.1 with the current paths given
for the two phases of operation.
C1 C2 C3 C4 C5 L
Cout−+ VDC Cin
S1
S2 S3 S4 S5 S6
S7 S8 S9 S10 S11
S12 S13 S14 S15 S16
Cd2
Figure 3.1: 6-1 series-parallel hybrid converter schematic
3.2 Resonant Component Calculation
The sizing of components is straightforward when viewing the operation from
a frequency approach rather than other approaches such as volt-second bal-
ancing. One must first consider the resonant frequency of an LC oscillator
ωo =
1√
LC
(3.1)
This is considered since the switching capacitor bank and output inductor
act as a configurable LC oscillator. When the capacitors are in parallel, the
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Figure 3.2: Parallel (above) and series (below) configuration of 6-1
series-parallel with normalized charge flows included
result is a single large capacitor with five times the capacitance; on the other
hand, the series configuration gives the appearance of a capacitor with one
fifth the capacitance. Due to the square root dependence on C, the resonant
frequencies of the two configurations differ by a factor of five and thus the
duty cycles are 1/6 and 5/6 for series and parallel respectively. Using this
information, it is relatively simple to establish that the resonant frequency
of the converter is
fresonant =
1
6pi
√
5
LC
(3.2)
To achieve a desired frequency close to 100 kHz (optimal for silicon MOS-
FETs in high efficiency converters), the inductor was set as low as practical:
25 nH. The capacitors were also made as small as possible, but the value is
lower-bounded by the desired load current. Since a lower capacitance/high
output current will cause greater voltage swing, the capacitance could only
be set as low as 80 µF. These values result in fresonant ≈ 83.9 kHz.
One could argue that the output capacitor along with the output inductor
creates another LC oscillator, and this is unfortunately true. The low fre-
quency of this oscillator can be observed in the inductor current, which forces
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the waveform to take on a non-ideal shape that decreases efficiency and pre-
vents ZCS. This problem can be minimized by making the output capacitor
as large as possible, interleaving converters to decrease output voltage vari-
ation, or utilizing asymmetric deadtime. This issue will be discussed further
in the simulation section.
3.3 Usage of Established Analytical Methods
From previous work [7] and [8], one should be able to calculate the output
impedance of any SC converter by first establishing charge flow matrices.
The definition of the a matrix is given in (3.3) for n phases.
a =

q1out q
1
c1 . . . q
1
cm q
1
in
...
...
. . .
...
...
qnout q
n
c1 . . . q
n
cm q
n
in

T
/Qout (3.3)
Here, n = 2, where the first is the series configuration and the second
is the parallel configuration. Both are depicted in Fig. 3.2. The charge
flows through all important points are normalized with respect to the output
charge in each switching period and the result is given in Eq. (3.4). The
formula to calculate the slow switching limit (SSL) impedance is given Eq.
(3.5).
a =
[
1
6
1
6
1
6
1
6
1
6
1
6
−1
6
5
6
−1
6
−1
6
−1
6
−1
6
−1
6
0
]T
(3.4)
RSSL =
∑
capacitors
a2n,i +
∑n−1
j=2
∑j−1
k=1 aj,iak,i
Cifsw
(3.5)
Evaluating this equation using the actual converter values of 80 µF and
90 kHz leads to RSSL ≈ 19.3 mΩ. Clearly, this result cannot be valid if the
converter should be able to operate at 50 A with a nearly 2 V output. Nev-
ertheless, removing the inductor from the converter gives this result nearly
exactly as the SSL output impedance dominates the overall impedance. The
equation is formulated on a basis that there are strict KVL/KCL equations
governing the converter and that finite capacitance results in slight voltage
imbalances that, when forced equal by changing switching states, cause a
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hard-charging transient. In the hybrid SC, these requirements are mostly
eliminated and thus the equations become invalid. However, it should not
be ignored that the parallel connection of the capacitors results in strict re-
lations which are detrimental if the flying capacitors are not very close in
value.
Although one can evidently ignore RSSL, the same cannot be said for the
fast switching limit (FSL) since this depends entirely on switch resistance.
However, a different convention should be adopted here since a critical as-
sumption of the FSL calculation from previous work will not apply. Here, we
consider the resonant switching limit (RSL) and note the point where this
differs. The switch charge transfer matrix is given in general in Eq. (3.6)
and for the actual converter in Eq. (3.7).
b =

q1s1 . . . q
1
so
...
. . .
...
qns1 . . . q
n
so
 /Qout (3.6)
b =
[
1
6
1
6
1
6
1
6
1
6
1
6
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 1
6
1
6
1
6
1
6
1
6
1
6
1
6
1
6
1
6
1
6
]
(3.7)
The important distinction from the previous derivation comes from the
assumption that the rms current through the ith MOSFET in the jth phase
is irms,i,j = bi,jQout/Tj. The reasoning is that in the FSL, everything is a
constant; in contrast, the RSL requires the currents through each part to
occur as a sinusoidal half-period. The true rms can be found by multiplying
by pi/2
√
2. From this, the formula for the RSL output impedance is Eq.
(3.8).
RFSL =
o∑
i=1
n∑
j=1
b2i,jRi/δj ⇒ RRSL =
o∑
i=1
n∑
j=1
pi2
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b2i,jRi/δj (3.8)
Calculating this equation gives RRSL ≈ 1.64mΩ which is a perfectly rea-
sonable value for the amount of current this converter is intended to handle.
Since this is the only real contribution to output impedance (ignoring other
parasitic effects), the expected output droop with 50 A of load is 82 mV
assuming Ri = 1mΩ.
Finally, one can compute the soft-charging requirements of the converter
even though the result can be gathered by intuition. Based on [7] and [6], it
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is fairly simple to derive the result that
∆v =

∆vin
∆vc1
∆vc2
∆vc3
∆vc4
∆vc5
∆vout

(3.9)
∆v1 =

0
−1
−1
−1
−1
−1
−1

,∆v2 =

0
1
1
1
1
1
−5

,C =

1
1
1
1
1
 (3.10)
where ∆v1 and ∆v2 refer to the voltage change vectors defined by Eq.
(3.9) and C gives the matching condition for the five flying capacitors re-
quired by soft-charging. The idea is simply that it is required that each
of the flying capacitors have the same capacitance in order to achieve soft-
charging and obtain a high efficiency.
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CHAPTER 4
DESIGN METHODOLOGY AND
SIMULATION
4.1 Gate Drive
The converter, based on simulation, is very sensitive to timing and deadtime.
It is therefore important to design the gate drive circuitry to minimize the
amount of time spent during a gate voltage transition. This can be achieved
by using gate drivers that are capable of a high source and sink current such
such as the LM5113. It is important to compare the value of this driving
current with the gate charge of the MOSFET being driven. In this case, the
gate should require approximately 25 nC to transition between 0 V and 6 V.
6 V is selected as the gate drive voltage as the on state resistance the selected
MOSFET will continue to increase with a higher applied gate voltage, and
thus it is advantageous to use the highest voltage possible. In this case,
the LM5113 has an absolute maximum driving voltage of 6.5 V, so 6 V was
selected to give a small safety margin. The LM5113 is capable of 1.2 A of
source current and 5A of sink current, which corresponds to a nominal 21 ns
of rise time and 5ns of fall time.
One also needs to consider parasitics in gate drive caused by the commuta-
tion path, which is depicted in Fig. 4.1 and discussed in [9]. This path adds
a parasitic inductance that serves to create two issues: increased time to per-
form gate voltage transition and ringing. To decrease the effect of both, it is
imperitive to decrease the distance between the gate driver as much as possi-
ble. Fig. 4.2 demonstrates how this was done in the implemented converter.
The second effect, ringing, can also be reduced by adding a dampening term
(using a gate resistor). It was found that the short gate drive path made
this resistor unnecessary, which kept the gate drive as fast as possible in this
converter.
Another concern related to the gate drive relates the difficulty of driving
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Figure 4.1: Gate driver parasitic inductance from commutation loop
Figure 4.2: Diagram showing the closeness of gate driver with driven
MOSFETs to maintain low parasitics
’high-side’ MOSFETs. S12 through S16 and S1 all require special gate drive
schemes whereas the remaining 10 can be driven in pairs with a standard half-
bridge gate drive setup. To power S12 through S16, an LDO is placed such
that its ground terminal is on the switching node. Given that this node will
oscillate rapidly, the LDO’s bypass capacitor is supplied through a high-speed
diode. This is a very similar tactic to that used for the bootstrap capacitor
in a half-bridge gate driver. It is expected that the LDO will perform well
despite being placed on a switching node since the actual voltage variation
amplitude is fairly small, and injected signals in supply side are within the
capabilities of the LDO’s PSRR.
S1 can be driven using a second bootstrap capacitor setup, but this is ill
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advised because the voltage will likely be fairly low through two stages of
bootstrap. A better method is to use a gate driven charge pump [10][11]
which is depicted in Fig. 4.3. This pump takes advantage of the gate output
of another gate driver and uses the concept of a charge pump to provide
voltage for S1’s gate driver. Luckily, providing the power in this manner
is perfectly reasonable to the source gate driver and does not significantly
impact the driving line.
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Figure 4.3: Implemented gate driven charge pump
It should be noted that all of these ’high-side’ gate drivers must only use
their high-side output so that the ground can be set at the same level as
the rest of the converter. This is a requirement in order to drive these gates
drivers without a signal isolator or a level shifter. Instead, this approach uses
the level shifter which is already incorporated into the LM5113.
4.2 High Power Density
To attain a high power density, certain compromises must be made in the
design which could slightly impact performance. The most obvious choice
is selecting parts that are minimal in size. The MOSFETs selected come
in a 3.3 x 3.3 mm package which is the smallest available for devices with
the desired current rating. This is not necessarily optimal as the on-state
resistance is higher than could have been achieved with larger MOSFETs
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which will lead to a lower efficiency. A similar approach is taken with gate
drivers. The selected gate driver is the smallest half-bridge gate driver on the
market and has a reasonable drive current and voltage capability. However,
this gate driver is less than optimal because it is not capable of fully driving
the MOSFET to turn on where the on-state resistance would be minimal
and efficiency highest. In addition, a larger gate driver could have a higher
driving current and thus allow for better control over MOSFET timing.
It is also important to design around the tallest component on each side
of a board. This is only important on the top side where the inductors are
over 3 mm tall. To achieve a high power density, one must try to maximize
the height of components everywhere on the board to maintain a high fill
factor. This is the motivation for stacking ceramic capacitors. Since these
parts are fairly small, it can be highly efficient to stack these parts in order
to take advantages of otherwise wasted space. The only disadvantage to this
approach is manufacturability since it would be impossible for this board to
be assembled by an automated pick and place machine.
Finally, blocks of components should be placed in such a way to make
empty space on either side of the board as little as possible. This can be
done by making high density blocks of parts and connecting them in ways
that may not seems initially logical. For instance, note in Fig. 4.4 how the
series MOSFETs are placed below the flying capacitor banks, whereas the
initial design placed these devices between each bank. Making these kinds
of changes can dramatically affect power density, but the resulting converter
can be non-optimal since traces may be longer and thinner. Thus, more
parasitic inductance may be incurred with these types of design choices and
the traces may have to operates in excess of typical ampacities based on
width and copper weight.
4.3 Thermal Management
Thermal management of this converter is simple since a low amount of power,
typically a maximum of 6 W, must be dissipated between all 16 MOSFETs.
The devices that experience the most power dissipation are the series MOS-
FETs as they may only have current flow for a fifth of the time, but the
current flowing through them is much higher. As a result, these devices will
14
Figure 4.4: CAD picture demonstrating the implemented strategy of placing
the capacitor banks (upper portion) and series MOSFETs (lower portion)
typically dissipate up to 0.7 W of heat, which is still manageable since the
board sinks the heat very well and only a small amount of airflow is required.
If desired, the extra 2 mm of space on top of each MOSFET on the top side
of the board can be fitted with a very low-profile heatsink to easily improve
the thermal conduction with the air.
4.4 Simulation
Due to the highly sensitive nature of a resonant converter, it is important to
evaluate selected component values to determine whether the efficiency target
is feasible and if proper resonant operation can be achieved. Unfortunately,
the nature of this converter is too complicated to perform mathematical
analysis without making approximations that would give results that do not
match what could be generated from a simulation.
One of the interesting observations relates to the earlier discussion of sec-
ondary resonance with the output capacitor. Two cases are shown for a large
output capacitor (Fig. 4.5) and for one that is ten times smaller (Fig. 4.6).
The first is close to the ideal case whereas the second is highly distorted and
results in a far worse efficiency.
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Figure 4.5: Inductor current with large output capacitance
4.5 Converter Prototype
The prototype converter is constructed based on the parts in Table 4.1 and
key specifications are in Table 4.2. It should be noted that the size of the
flying capacitors was set to 0805 since these parts tend to have the highest
current rating per unit capacitance while still being practical in size.
Table 4.1: Key components in the converter prototype
Component Part Number Manufacturer
Converter FETs TPN1R603PL Toshiba
Gate Driver LM5113 Texas Instruments
Flying Capacitors C2012X7R0J106K125AB TDK
LDO LM317L Texas Instruments
Output Inductor SLC7530S-500ML Coilcraft
Charge Pump Diodes VSKY05201006-G4-08 Vishay
The fully constructed converter prototype can be seen in Fig. 4.7 and Fig.
4.8. It should be noted that the white rectangle defines the area of the power
16
Figure 4.6: Inductor current with small output capacitance
stage. This area is used in the calculation of converter volume.
Table 4.2: Key Performance Specifications
Parameter Notes Value
Input Voltage Tested 12V
Output Power Simulated 100W
Output Current Simulated 50A
Switching Frequency Above Resonance 90 kHz
Dimensions Power Stage 34.3 mm x 14 mm x 4.9 mm
Volume Power Stage 2.353 cm3
Power Density Power Stage 42.5 W/cm3
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Figure 4.7: Top side of prototype converter
Figure 4.8: Bottom side of prototype converter
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CHAPTER 5
EXPERIMENTAL RESULTS
Despite great effort expended during the design phase, the experimental
phase encountered issues. The initial concern related to the practicality of
manufacturing a converter than was designed for such a high density. The
use of very small package SMT components can cause issues; this is especially
the case when dual loading a board with via right next to BGA parts. Since
the via acts as a tube, solder from one side can create a bump on the other
and cause a BGA part to fail to seat correctly. This problem can be manually
corrected, but the approach for future revisions should include plugged vias
to prevent solder from wicking through to the other side of the board.
And additional fault with BGA parts is related to the solder mask, which
must be set correctly in order to prevent shorting and also allow part self-
alignment. Unfortunately, the mask dilation used was too small for some
parts and resulted in some solder connections not forming at all. This was
corrected by manual scraping with a needle under a microscope, but is easy
to change to improve the next revision.
With manufacturing anomalies taken care of, it was possible to observe the
actual operation of the converter. Under low load, the converter generates
the waveform seen in Fig. 5.1. As can be seen, the current waveform is
very similar to that shown before in the Fig. 4.5. This confirms that the
converter has correctly obtained resonant operation. Indeed, the current
waveform also indicates that near ZCS operation has been obtained at the
switching transitions.
At higher load, the waveform maintains the correct form and ZCS is par-
tially maintained. However, the efficiency of the converter is quickly dimin-
ished as a result of high flying capacitor voltage swing and the departure
from ZCS operation.
Efficiency data for this converter is given in Fig. 5.3 for as many loads as
could reasonably be obtained and for currents that are possible for the power
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Figure 5.1: Converter operation under low load. Parallel FET gate signal
(blue), inductor current (cyan), output voltage ripple (magenta)
meter being used. It can be seen that there is a linear region of the efficiency
curve that relates to the output impedance of the converter. Efficiency is
low for low power since a finite amount of power will be consumed by the
resonant current in the converter and for high power since the voltage swing
of the capacitors becomes too large and the ZCS condition is lost which
causes the output impedance to move away from the resonant switching
limit demonstrated previously.
The efficiency of this converter, unfortunately, drops off earlier than that
predicted based on simulated design optimization. This is most likely due to
a few issues with the current state of the converter. Since many components
have required extensive corrections, there are many ways in which completing
a re-spin of the board would most likely improve the efficiency of the converter
over the entire range. In addition, the gate drive could be further optimized
by finding the most ideal frequency, duty cycle, and dead time (which may
need to be asymmetric in order to obtain ZCS).
Nevertheless, this prototype is extremely promising for a first revision
board. Since the converter was able to demonstrate the expected resonant
operation, maintain a region of reasonably high efficiency, and the gate drive
scheme successfully drives all MOSFETs, it is likely the next revision of this
20
Figure 5.2: Converter operation under highest captured load. Parallel FET
gate signal (blue), inductor current (cyan), output voltage ripple (magenta)
converter will have far superior results.
21
Figure 5.3: Converter efficiency with respect to output power
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CHAPTER 6
CONCLUSION
Significant progress on this project has been completed and demonstrated.
It has been shown that the series-parallel converter was successful in design
and operation is close to expectations for a first revision prototype. The cre-
ative gate drive scheme was demonstrated to work successfully and resulted
in proper operation of the switched capacitor bank. The performance of the
converter has not yet been verified over the entire intended load range, but
a reasonable explanation for this has been presented and more work may be
able to allow for greater efficiency over the load range. The next step is to
design a new revision with an even higher density layout to further improve
on the pitfalls of the original prototype, particularly in the area of manufac-
turability. Further, multiple converters will be interleaved together to create
some degree of output voltage ripple cancellation [12] and reduce the need
for a large output capacitor. Based on current progress and simulation, it is
likely that a prototype can be implemented that will successfully provide 50
A of load current at 94-95% efficiency and with a power density far greater
than that seem in industry and the research domain. Thus, this work demon-
strates the benefits of a shift in topologies for POL converters. The design
and manufacture of this type of converter is much more complicated, but this
is overshadowed by the improvements in efficiency and power density that
do not come with a low of robustness and reliability.
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